Mask Designer (Cadence, Chip Layout Development, C, TCL, Perl, Python)

This position is within Advanced Design Technology and Solutions - working to design Assembly Test chips, use to understand various Silicon-package interactions. The candidate should be able to perform a Variety of Technical tasks associated with all phases of chip Iayout development, up to and including Unit and Chip-Level Iayout mask design and layout verification. Must possess strong Iayout design skills - with expertise with Cadence Virtuoso and Genesys, and be able to work independently after receiving inputs form the test chip design engineer. The candidate should develop and maintain Iayout schedules. Must be able to plan, draw, assemble and verify complex layouts or units by utilizing design rule books. Must be able to understand schematics and convert to layout.