Job Details

ID #44506618
State Texas
City Irving
Job type Permanent
Salary USD TBD TBD
Source Okaya Inc
Showed 2022-08-01
Date 2022-07-31
Deadline 2022-09-29
Category Et cetera
Create resume

Sr Design Verification Engineer / Verification Lead

Texas, Irving, 75061 Irving USA

Vacancy expired!

Sr Design Verification Engineer (DV) Remote- Fulltime

  • The candidates should be having 8 + Years of VLSI Industry experience in the Front end Verification using SV-UVM/OVM Methodology
  • The role requires the following attributes in the candidate: Hands-on verification experience and proficiency using System Verilog and OVM/UVM2
  • Interact closely with the architecture and design teams, influencing product definition, implementation and validation. Create, define and develop system validation environment and test suites.- Responsible for the development of methodologies, execution of validation test plans, test sequences and directed tests.
  • Proven track record in ASIC verification from environment development to tests development
  • Experience in development and deployment of verification strategies and methodologies across teams and organizations
  • Experience with implementation of modern verification environments that include use of constrained-random stimulus and use of functional coverage.
  • Experience with SRAM,DRAMs, Clk-power architectures, AON, Multi clock domains ets is a Plus.
  • He should be able to Manage and Co-ordinate with the Off-shore team members.
test

Vacancy expired!

Subscribe Report job